JPH0147900B2 - - Google Patents

Info

Publication number
JPH0147900B2
JPH0147900B2 JP56019439A JP1943981A JPH0147900B2 JP H0147900 B2 JPH0147900 B2 JP H0147900B2 JP 56019439 A JP56019439 A JP 56019439A JP 1943981 A JP1943981 A JP 1943981A JP H0147900 B2 JPH0147900 B2 JP H0147900B2
Authority
JP
Japan
Prior art keywords
region
forming
electrode
transistor
drain
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56019439A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57133664A (en
Inventor
Shigeo Shibata
Hirohiko Hasegawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP56019439A priority Critical patent/JPS57133664A/ja
Publication of JPS57133664A publication Critical patent/JPS57133664A/ja
Publication of JPH0147900B2 publication Critical patent/JPH0147900B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/40Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00 with at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of IGFETs with BJTs
    • H10D84/401Combinations of FETs or IGBTs with BJTs
    • H10D84/403Combinations of FETs or IGBTs with BJTs and with one or more of diodes, resistors or capacitors
    • H10D84/406Combinations of FETs or IGBTs with vertical BJTs and with one or more of diodes, resistors or capacitors

Landscapes

  • Bipolar Transistors (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
JP56019439A 1981-02-12 1981-02-12 Semiconductor element and manufacture thereof Granted JPS57133664A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56019439A JPS57133664A (en) 1981-02-12 1981-02-12 Semiconductor element and manufacture thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56019439A JPS57133664A (en) 1981-02-12 1981-02-12 Semiconductor element and manufacture thereof

Publications (2)

Publication Number Publication Date
JPS57133664A JPS57133664A (en) 1982-08-18
JPH0147900B2 true JPH0147900B2 (en]) 1989-10-17

Family

ID=11999320

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56019439A Granted JPS57133664A (en) 1981-02-12 1981-02-12 Semiconductor element and manufacture thereof

Country Status (1)

Country Link
JP (1) JPS57133664A (en])

Also Published As

Publication number Publication date
JPS57133664A (en) 1982-08-18

Similar Documents

Publication Publication Date Title
US4778774A (en) Process for manufacturing a monolithic integrated circuit comprising at least one bipolar planar transistor
US5019523A (en) Process for making polysilicon contacts to IC mesas
JP2824263B2 (ja) 高電圧併合バイポーラ/cmos集積回路
JPS5915495B2 (ja) 半導体装置
JP2587444B2 (ja) Cmos技術を用いたバイポーラ・トランジスタとその製造方法
JPH0557741B2 (en])
JPS6228587B2 (en])
JPH0147900B2 (en])
JP2633559B2 (ja) バイポーラ―cmos半導体装置の製造方法
JPH03262154A (ja) BiCMOS型半導体集積回路の製造方法
JPH0366815B2 (en])
JPS6013313B2 (ja) 半導体装置の製造方法
JPS6123665B2 (en])
JPS6244862B2 (en])
JP2915040B2 (ja) 半導体装置の製造方法
JP2518357B2 (ja) 半導体装置及びその製造方法
JP3052347B2 (ja) 半導体装置及びその製造方法
JPS628939B2 (en])
JP2633374B2 (ja) 半導体装置およびその製造方法
JP3300474B2 (ja) 半導体装置およびその製造方法
JPH0136709B2 (en])
JPS5951152B2 (ja) 半導体装置の製造方法
JPH01238058A (ja) 高速バイポーラトランジスタの製造方法
JPS61214568A (ja) 半導体装置の製造方法
JPS6386476A (ja) 半導体集積回路装置の製造方法